Re: [PATCH v2 0/2] ARM errata 814220

[Alexandre Torgue]

On 2/14/19 9:31 AM, Benjamin Gaignard wrote:
> Implement ARM errata 814220 for Cortex A7.
>
> This patch has been wroten by Jason Liu years ago but never send upstream.
> I have tried to contact the author on multiple email addresses but I haven't
> found any valid one...
> I have keep Jason's sign-off and just rebase the patch on to v5-rc6.
>
> version 2:
> - limite help lines to 80 columns.
> - Add  Arnd Bergmann acks.
>    
> Benjamin Gaignard (2):
>    ARM: errata 814220-B-Cache maintenance by set/way operations can
>      execute out of order.
>    ARM: stm32: select ARM errata 814220
>
>   arch/arm/Kconfig            | 12 ++++++++++++
>   arch/arm/mach-stm32/Kconfig |  1 +
>   arch/arm/mm/cache-v7.S      |  3 +++
>   3 files changed, 16 insertions(+)

Russel,

If you agree, can I take this series in my STM32 soc tree ?
If yes it will be part of my PR for v5.2.

regards
Alex