[GIT PULL] clk fixes for v5.3-rc2

[Stephen Boyd]

The following changes since commit 5f9e832c137075045d15cd6899ab0505cfb2ca4b:

  Linus 5.3-rc1 (2019-07-21 14:05:38 -0700)

are available in the Git repository at:

  https://git.kernel.org/pub/scm/linux/kernel/git/clk/linux.git tags/clk-fixes-for-linus

for you to fetch changes up to e1f1ae8002e4b06addc52443fcd975bbf554ae92:

  clk: renesas: cpg-mssr: Fix reset control race condition (2019-07-22 15:04:54 -0700)

----------------------------------------------------------------
A few fixes for code that came in during the merge window or
that started getting exercised differently this time around:

 - Select regmap MMIO kconfig in spreadtrum driver to avoid compile
   errors
 - Complete kerneldoc on devm_clk_bulk_get_optional()
 - Register an essential clk earlier on mediatek mt8183 SoCs so
   the clocksource driver can use it
 - Fix divisor math in the at91 driver
 - Plug a race in Renesas reset control logic

----------------------------------------------------------------
Chunyan Zhang (1):
      clk: sprd: Select REGMAP_MMIO to avoid compile errors

Codrin Ciubotariu (1):
      clk: at91: generated: Truncate divisor to GENERATED_MAX_DIV + 1

Geert Uytterhoeven (1):
      clk: renesas: cpg-mssr: Fix reset control race condition

Sylwester Nawrocki (1):
      clk: Add missing documentation of devm_clk_bulk_get_optional() argument

Weiyi Lu (1):
      clk: mediatek: mt8183: Register 13MHz clock earlier for clocksource

 drivers/clk/at91/clk-generated.c       |  2 ++
 drivers/clk/mediatek/clk-mt8183.c      | 46 +++++++++++++++++++++++++---------
 drivers/clk/renesas/renesas-cpg-mssr.c | 16 ++----------
 drivers/clk/sprd/Kconfig               |  1 +
 include/linux/clk.h                    |  1 +
 5 files changed, 40 insertions(+), 26 deletions(-)

-- 
Sent by a computer through tubes