Re: [PATCH v1 2/2] mtd: rawnand: Add NAND controller support on Intel LGM SoC

[Ramuthevar, Vadivel MuruganX]

Hi Arnd,

On 16/4/2020 9:20 pm, Arnd Bergmann wrote:
> On Thu, Apr 16, 2020 at 2:40 PM Boris Brezillon
> <boris.brezillon@xxxxxxxxxxxxx> wrote:
> > On Thu, 16 Apr 2020 15:26:51 +0300
> > Andy Shevchenko <andy.shevchenko@xxxxxxxxx> wrote:
> > > On Thu, Apr 16, 2020 at 3:03 PM Boris Brezillon
> > > <boris.brezillon@xxxxxxxxxxxxx> wrote:
> > > > On Thu, 16 Apr 2020 19:38:03 +0800
> > > > Note that the NAND subsystem is full of unmaintained legacy drivers, so
> > > > every time we see someone who could help us get rid or update one of
> > > > them we have to take this opportunity.
> > > Don't we rather insist to have a MAINTAINERS record for new code to
> > > avoid (or delay at least) the fate of the legacy drivers?
> > Well, that's what we do for new drivers, but the xway driver has been
> > added in 2012 and the policy was not enforced at that time. BTW, that
> > goes for most of the legacy drivers in have in the NAND subsystems
> > (some of them even predate the git era).
> >
> > To be clear, I just checked and there's no official maintainer for this
> > driver. Best option would be to Cc the original author and contributors
> > who proposed functional changes to the code, as well as the MIPS
> > maintainers (Xway is a MIPS platform).
> A lot of the pre-acquisition code for lantiq was contributed by Hauke
> Mehrtens and John Crispin. There was an intermediate generation of
> MIPS SoCs with patches posted for review  by Intel in 2018 (presumably
> by the same organizatiob), but those were never resubmitted after v2
> and never merged:
>
> https://lore.kernel.org/linux-mips/20180803030237.3366-1-songjun.wu@xxxxxxxxxxxxxxx/
Thank you for reviewing our patches and your time...
The above patches for different SoC which is MIPS based, but whatever 
the patch is sent by me is Intel X86 ATOM based LGM SoC.

Regards
Vadivel
>          Arnd