[PATCH v4 1/3] dt-bindings: interrupt-controller: Add Actions SIRQ controller binding
From: Cristian Ciocaltea
Date: Sun Aug 16 2020 - 07:38:06 EST
Actions Semi Owl SoCs SIRQ interrupt controller is found in S500, S700
and S900 SoCs and provides support for connecting up to 3 independent
external interrupt controllers through dedicated SIRQ pins.
Signed-off-by: Cristian Ciocaltea <cristian.ciocaltea@xxxxxxxxx>
---
.../actions,owl-sirq.yaml | 69 +++++++++++++++++++
1 file changed, 69 insertions(+)
create mode 100644 Documentation/devicetree/bindings/interrupt-controller/actions,owl-sirq.yaml
diff --git a/Documentation/devicetree/bindings/interrupt-controller/actions,owl-sirq.yaml b/Documentation/devicetree/bindings/interrupt-controller/actions,owl-sirq.yaml
new file mode 100644
index 000000000000..b9903f9d7449
--- /dev/null
+++ b/Documentation/devicetree/bindings/interrupt-controller/actions,owl-sirq.yaml
@@ -0,0 +1,69 @@
+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/interrupt-controller/actions,owl-sirq.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Actions Semi Owl SoCs SIRQ interrupt controller
+
+maintainers:
+ - Manivannan Sadhasivam <manivannan.sadhasivam@xxxxxxxxxx>
+ - Cristian Ciocaltea <cristian.ciocaltea@xxxxxxxxx>
+
+description: |
+ This interrupt controller is found in the Actions Semi Owl SoCs (S500, S700
+ and S900) and provides support for connecting up to 3 independent external
+ interrupt controllers through SIRQ0, SIRQ1 and SIRQ2 pins.
+
+properties:
+ compatible:
+ oneOf:
+ - items:
+ - enum:
+ - actions,s500-sirq
+ - actions,s700-sirq
+ - actions,s900-sirq
+ - const: actions,owl-sirq
+ - const: actions,owl-sirq
+
+ reg:
+ maxItems: 1
+
+ interrupt-controller: true
+
+ '#interrupt-cells':
+ const: 2
+ description:
+ The first cell is the input IRQ number, between 0 and 2, while the second
+ cell is the trigger type as defined in interrupt.txt in this directory.
+
+ 'actions,ext-interrupts':
+ description: |
+ Contains the GIC SPI IRQ numbers mapped to the external interrupt
+ lines. They shall be specified sequentially from output 0 to 2.
+ $ref: /schemas/types.yaml#/definitions/uint32-array
+ minItems: 3
+ maxItems: 3
+
+required:
+ - compatible
+ - reg
+ - interrupt-controller
+ - '#interrupt-cells'
+ - 'actions,ext-interrupts'
+
+additionalProperties: false
+
+examples:
+ - |
+ sirq: interrupt-controller@b01b0200 {
+ compatible = "actions,s500-sirq", "actions,owl-sirq";
+ reg = <0xb01b0200 0x4>;
+ interrupt-controller;
+ #interrupt-cells = <2>;
+ actions,ext-interrupts = <13>, /* SIRQ0 */
+ <14>, /* SIRQ1 */
+ <15>; /* SIRQ2 */
+ };
+
+...
--
2.28.0