Re: [PATCH v2 01/20] Revert "ASoC: sun4i-i2s: Fix the LRCK polarity"

From: Maxime Ripard
Date: Thu Sep 03 2020 - 16:58:07 EST

Next message: tip-bot2 for Uros Bizjak: "[tip: x86/asm] x86/uaccess: Use XORL %0,%0 in __get_user_asm()"
Previous message: Krzysztof Kozlowski: "Re: [PATCH 01/13] ARM: dts: exynos: Correct compatible for Exynos5 GIC"
In reply to: Clément Péron: "[PATCH v2 01/20] Revert "ASoC: sun4i-i2s: Fix the LRCK polarity""
Next in thread: Clément Péron: "[PATCH v2 03/20] ASoC: sun4i-i2s: Adjust LRCLK width"
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

Hi

On Thu, Sep 03, 2020 at 10:30:15PM +0200, Clément Péron wrote:
> This reverts commit dd657eae8164f7e4bafe8b875031a7c6c50646a9.
>
> There was a misinterpretation of the analysis using a scope.
> After rechecking this using a logical analyzer the LRCK polarity is
> fine.

Yes, it's fine indeed, so there's no need to change anything?

Maxime

Attachment: signature.asc
Description: PGP signature

Next message: tip-bot2 for Uros Bizjak: "[tip: x86/asm] x86/uaccess: Use XORL %0,%0 in __get_user_asm()"
Previous message: Krzysztof Kozlowski: "Re: [PATCH 01/13] ARM: dts: exynos: Correct compatible for Exynos5 GIC"
In reply to: Clément Péron: "[PATCH v2 01/20] Revert "ASoC: sun4i-i2s: Fix the LRCK polarity""
Next in thread: Clément Péron: "[PATCH v2 03/20] ASoC: sun4i-i2s: Adjust LRCLK width"
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]