Re: [PATCH 2/2] clk: axi-clkgen: Set power bits for fractional mode

From: Stephen Boyd
Date: Tue Oct 13 2020 - 22:45:58 EST


Quoting Alexandru Ardelean (2020-10-01 01:59:48)
> From: Lars-Peter Clausen <lars@xxxxxxxxxx>
>
> Using the fractional dividers requires some additional power bits to be
> set.
>
> The fractional power bits are not documented and the current heuristic
> for setting them seems be insufficient for some cases. Just always set all
> the fractional power bits when in fractional mode.
>
> Signed-off-by: Lars-Peter Clausen <lars@xxxxxxxxxx>
> Signed-off-by: Alexandru Ardelean <alexandru.ardelean@xxxxxxxxxx>
> ---

Applied to clk-next