Re: [PATCH v3] i2c: tegra: Create i2c_writesl_vi() to use with VI I2C for filling TX FIFO

From: Wolfram Sang
Date: Sun Jan 17 2021 - 06:26:02 EST

On Tue, Jan 12, 2021 at 11:02:41AM -0800, Sowjanya Komatineni wrote:
> VI I2C controller has known hardware bug where immediate multiple
> writes to TX_FIFO register gets stuck.
> Recommended software work around is to read I2C register after
> each write to TX_FIFO register to flush out the data.
> This patch implements this work around for VI I2C controller.
> Signed-off-by: Sowjanya Komatineni <skomatineni@xxxxxxxxxx>

Applied to for-current, thanks!

Attachment: signature.asc
Description: PGP signature