Re: [PATCH v2 6/6] mtd: spi-nor: core: avoid odd length/address writes in 8D-8D-8D mode

From: Michael Walle
Date: Tue Jun 01 2021 - 08:45:02 EST


Am 2021-05-31 20:17, schrieb Pratyush Yadav:
On Octal DTR capable flashes like Micron Xcella the writes cannot start
or end at an odd address in Octal DTR mode. Extra 0xff bytes need to be
appended or prepended to make sure the start address and end address are
even. 0xff is used because on NOR flashes a program operation can only
flip bits from 1 to 0, not the other way round. 0 to 1 flip needs to
happen via erases.

Signed-off-by: Pratyush Yadav <p.yadav@xxxxxx>

Reviewed-by: Michael Walle <michael@xxxxxxxx>