Re: [PATCH v5 2/3] spi: spi-altera-dfl: support n5010 feature revision
From: Moritz Fischer
Date: Sat Jul 17 2021 - 19:56:21 EST
On Fri, Jul 16, 2021 at 06:33:35PM +0100, Mark Brown wrote:
> On Fri, Jul 16, 2021 at 03:54:40PM +0200, Martin Hundebøll wrote:
> > From: Martin Hundebøll <mhu@xxxxxxxxxx>
> > The Max10 BMC on the Silicom n5010 PAC is slightly different than the
> > existing BMCs, so use a dedicated feature revision detect it.
> Acked-by: Mark Brown <broonie@xxxxxxxxxx>
Mark do you want me to provide a tag for this and the previous commit to
avoid conflicts for other FPGA changes or do you think it's easier to
just pick both of them up through FPGA or SPI tree?