Re: [RFC PATCH 1/2] x86/mce: Handle AMD threshold interrupt storms

[Koralahalli Channabasappa, Smita]

On 2/18/22 5:07 AM, Borislav Petkov wrote:
> On Thu, Feb 17, 2022 at 09:28:09AM -0800, Luck, Tony wrote:
> > I've been sitting on some partially done patches to re-work
> > storm handling for Intel ... which rips out all the existing
> > storm bits and replaces with something all new. I'll post the
> > 2-part series as replies to this.
> Which begs the obvious question: how much of that code can be shared
> between the two?
It looks to me most of the code can be shared except in few places
where AMD and Intel use different registers to set error thresholds.
And the fact that AMD's threshold interrupts just handles corrected
errors unlike CMCI.

I'm thinking of coming up with a shared code between both by keeping
the Intel's new storm handling code as base and incorporating AMD
changes on them and send for review.

Let me know if thats okay?

Thanks,
Smita