[irqchip: irq/irqchip-next] arm64: dts: apple: Add t8103 PMU interrupt affinities

From: irqchip-bot for Marc Zyngier
Date: Tue Mar 08 2022 - 11:57:15 EST


The following commit has been merged into the irq/irqchip-next branch of irqchip:

Commit-ID: 1852e22b318b8d1c02b574da679b1b74f3686090
Gitweb: https://git.kernel.org/pub/scm/linux/kernel/git/maz/arm-platforms/1852e22b318b8d1c02b574da679b1b74f3686090
Author: Marc Zyngier <maz@xxxxxxxxxx>
AuthorDate: Tue, 14 Dec 2021 15:56:55
Committer: Marc Zyngier <maz@xxxxxxxxxx>
CommitterDate: Mon, 07 Feb 2022 16:00:42

arm64: dts: apple: Add t8103 PMU interrupt affinities

The two PMU pseudo interrupts have specific affinities. One set
is affine to the small cores, and the other set affine to the
big ones.

Signed-off-by: Marc Zyngier <maz@xxxxxxxxxx>
---
arch/arm64/boot/dts/apple/t8103.dtsi | 12 ++++++++++++
1 file changed, 12 insertions(+)

diff --git a/arch/arm64/boot/dts/apple/t8103.dtsi b/arch/arm64/boot/dts/apple/t8103.dtsi
index 19afbc9..a2e0065 100644
--- a/arch/arm64/boot/dts/apple/t8103.dtsi
+++ b/arch/arm64/boot/dts/apple/t8103.dtsi
@@ -213,6 +213,18 @@
interrupt-controller;
reg = <0x2 0x3b100000 0x0 0x8000>;
power-domains = <&ps_aic>;
+
+ affinities {
+ e-core-pmu-affinity {
+ apple,fiq-index = <AIC_CPU_PMU_E>;
+ cpus = <&cpu0 &cpu1 &cpu2 &cpu3>;
+ };
+
+ p-core-pmu-affinity {
+ apple,fiq-index = <AIC_CPU_PMU_P>;
+ cpus = <&cpu4 &cpu5 &cpu6 &cpu7>;
+ };
+ };
};

pmgr: power-management@23b700000 {