Re: [PATCH v3] spi: Add capability to perform some transfer with chipselect off

[Mark Brown]

On Thu, Aug 18, 2022 at 03:57:49PM +0200, Christophe Leroy wrote:
> Some components require a few clock cycles with chipselect off before
> or/and after the data transfer done with CS on.
> 
> Typically IDT 801034 QUAD PCM CODEC datasheet states "Note *: CCLK
> should have one cycle before CS goes low, and two cycles after
> CS goes high".

This doesn't apply against current code, please check and resend.

Attachment: signature.asc
Description: PGP signature