Re: [PATCH] LoongArch: Fixup cmpxchg sematic for memory barrier

[WANG Rui]

Hello,

On Tue, Aug 1, 2023 at 4:32 PM Will Deacon <will@xxxxxxxxxx> wrote:
>
> Hmm, somehow this one passed me by, but I think that puts you in the naughty
> corner with Itanium. It probably also means your READ_ONCE() is broken,
> unless the compiler emits barriers for volatile reads (like ia64)?

Hmm, I agree with your perspective. Allowing out-of-order loads for
the same address in the memory model provides certain performance
benefits, but it also poses challenges to software. Fortunately,
hardware supports software to disable this feature when needed.

Regards,
-- 
WANG Rui