Re: [PATCH v3 00/12] RISC-V: provide some accelerated cryptography implementations using vector extensions

From: Eric Biggers
Date: Tue Dec 05 2023 - 19:47:02 EST

Next message: Inochi Amaoto: "Re: [PATCH v2 0/4] riscv: sophgo: add clock support for Sophgo CV1800 SoCs"
Previous message: Bjorn Andersson: "[PATCH] soc: qcom: stats: Fix division issue on 32-bit platforms"
In reply to: Jerry Shih: "[PATCH v3 12/12] RISC-V: crypto: add Zvkb accelerated ChaCha20 implementation"
Next in thread: Jerry Shih: "Re: [PATCH v3 00/12] RISC-V: provide some accelerated cryptography implementations using vector extensions"
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

On Tue, Dec 05, 2023 at 05:27:49PM +0800, Jerry Shih wrote:
> This series depend on:
> 2. support kernel-mode vector
> Link: https://lore.kernel.org/all/20230721112855.1006-1-andy.chiu@xxxxxxxxxx/
> 3. vector crypto extensions detection
> Link: https://lore.kernel.org/lkml/20231017131456.2053396-1-cleger@xxxxxxxxxxxx/

What's the status of getting these prerequisites merged?

- Eric

Next message: Inochi Amaoto: "Re: [PATCH v2 0/4] riscv: sophgo: add clock support for Sophgo CV1800 SoCs"
Previous message: Bjorn Andersson: "[PATCH] soc: qcom: stats: Fix division issue on 32-bit platforms"
In reply to: Jerry Shih: "[PATCH v3 12/12] RISC-V: crypto: add Zvkb accelerated ChaCha20 implementation"
Next in thread: Jerry Shih: "Re: [PATCH v3 00/12] RISC-V: provide some accelerated cryptography implementations using vector extensions"
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]