[PATCH 0/2] 8650 PLL config updates

From: Konrad Dybcio
Date: Tue Dec 19 2023 - 13:59:30 EST


Some TEST_CTL values were missing, add them.

Signed-off-by: Konrad Dybcio <konrad.dybcio@xxxxxxxxxx>
---
Konrad Dybcio (2):
clk: qcom: gpucc-sm8650: Add test_ctl parameters to PLL config
clk: qcom: dispcc-sm8650: Add test_ctl parameters to PLL config

drivers/clk/qcom/dispcc-sm8650.c | 8 ++++++++
drivers/clk/qcom/gpucc-sm8650.c | 2 ++
2 files changed, 10 insertions(+)
---
base-commit: aa4db8324c4d0e67aa4670356df4e9fae14b4d37
change-id: 20231219-topic-8650_clks-e45e94ae458b

Best regards,
--
Konrad Dybcio <konrad.dybcio@xxxxxxxxxx>