[tip: timers/core] dt-bindings: timer: Add support for cadence TTC PWM
From: tip-bot2 for Mubin Sayyed
Date: Mon Mar 18 2024 - 06:08:12 EST
The following commit has been merged into the timers/core branch of tip:
Commit-ID: c819dbd078321f948101ef7a19f1e171164bb3cf
Gitweb: https://git.kernel.org/tip/c819dbd078321f948101ef7a19f1e171164bb3cf
Author: Mubin Sayyed <mubin.sayyed@xxxxxxx>
AuthorDate: Mon, 26 Feb 2024 15:03:33 +05:30
Committer: Daniel Lezcano <daniel.lezcano@xxxxxxxxxx>
CommitterDate: Mon, 26 Feb 2024 15:43:58 +01:00
dt-bindings: timer: Add support for cadence TTC PWM
Cadence TTC can act as PWM device, it will be supported through
separate PWM framework based driver. Decision to configure
specific TTC device as PWM or clocksource/clockevent would
be done based on presence of "#pwm-cells" property.
Also, interrupt property is not required for TTC PWM driver.
Update bindings to support TTC PWM configuration.
Signed-off-by: Mubin Sayyed <mubin.sayyed@xxxxxxx>
Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@xxxxxxxxxx>
Signed-off-by: Daniel Lezcano <daniel.lezcano@xxxxxxxxxx>
Link: https://lore.kernel.org/r/20240226093333.2581092-1-mubin.sayyed@xxxxxxx
---
Documentation/devicetree/bindings/timer/cdns,ttc.yaml | 22 +++++++++-
1 file changed, 21 insertions(+), 1 deletion(-)
diff --git a/Documentation/devicetree/bindings/timer/cdns,ttc.yaml b/Documentation/devicetree/bindings/timer/cdns,ttc.yaml
index dbba780..da34246 100644
--- a/Documentation/devicetree/bindings/timer/cdns,ttc.yaml
+++ b/Documentation/devicetree/bindings/timer/cdns,ttc.yaml
@@ -32,12 +32,23 @@ properties:
description: |
Bit width of the timer, necessary if not 16.
+ "#pwm-cells":
+ const: 3
+
required:
- compatible
- reg
- - interrupts
- clocks
+allOf:
+ - if:
+ not:
+ required:
+ - "#pwm-cells"
+ then:
+ required:
+ - interrupts
+
additionalProperties: false
examples:
@@ -50,3 +61,12 @@ examples:
clocks = <&cpu_clk 3>;
timer-width = <32>;
};
+
+ - |
+ pwm: pwm@f8002000 {
+ compatible = "cdns,ttc";
+ reg = <0xf8002000 0x1000>;
+ clocks = <&cpu_clk 3>;
+ timer-width = <32>;
+ #pwm-cells = <3>;
+ };