Re: [PATCH v5 2/6] drm/msm/dpu: adjust data width for widen bus case
From: Dmitry Baryshkov
Date: Mon May 27 2024 - 20:48:25 EST
On Mon, May 27, 2024 at 10:21:48PM +0800, Jun Nie wrote:
> data is valid for only half the active window if widebus
> is enabled
>
> Signed-off-by: Jun Nie <jun.nie@xxxxxxxxxx>
> ---
> drivers/gpu/drm/msm/disp/dpu1/dpu_hw_intf.c | 9 +++++++++
> 1 file changed, 9 insertions(+)
>
> diff --git a/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_intf.c b/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_intf.c
> index 225c1c7768ff..f97221423249 100644
> --- a/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_intf.c
> +++ b/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_intf.c
> @@ -168,6 +168,15 @@ static void dpu_hw_intf_setup_timing_engine(struct dpu_hw_intf *intf,
>
> data_width = p->width;
>
> + /*
> + * If widebus is enabled, data is valid for only half the active window
> + * since the data rate is doubled in this mode. But for the compression
> + * mode in DP case, the p->width is already adjusted in
> + * drm_mode_to_intf_timing_params()
Is there any reason for divergence here?
> + */
> + if (p->wide_bus_en && !dp_intf)
> + data_width = p->width >> 1;
> +
> hsync_data_start_x = hsync_start_x;
> hsync_data_end_x = hsync_start_x + data_width - 1;
>
>
> --
> 2.34.1
>
--
With best wishes
Dmitry