[PATCH v7 10/12] dt-bindings: mips: cpu: Add property for broken HCI information
From: Aleksandar Rikalo
Date: Sat Oct 19 2024 - 03:12:41 EST
From: Gregory CLEMENT <gregory.clement@xxxxxxxxxxx>
Some CM3.5 reports show that Hardware Cache Initialization is
complete, but in reality it's not the case. They also incorrectly
indicate that Hardware Cache Initialization is supported. This
optional property allows warning about this broken feature that cannot
be detected at runtime.
Signed-off-by: Gregory CLEMENT <gregory.clement@xxxxxxxxxxx>
Signed-off-by: Aleksandar Rikalo <arikalo@xxxxxxxxx>
---
Documentation/devicetree/bindings/mips/cpus.yaml | 6 ++++++
1 file changed, 6 insertions(+)
diff --git a/Documentation/devicetree/bindings/mips/cpus.yaml b/Documentation/devicetree/bindings/mips/cpus.yaml
index a85137add668..57e93c07ab1b 100644
--- a/Documentation/devicetree/bindings/mips/cpus.yaml
+++ b/Documentation/devicetree/bindings/mips/cpus.yaml
@@ -47,6 +47,12 @@ properties:
clocks:
maxItems: 1
+ cm3-l2-config-hci-broken:
+ type: boolean
+ description:
+ If present, indicates that the HCI (Hardware Cache Initialization)
+ information for the L2 cache in multi-cluster configuration is broken.
+
device_type: true
allOf:
--
2.25.1