Re: [PATCH 6/9] phy: exynos5-usbdrd: gs101: ensure power is gated to SS phy in phy_exit()

From: Peter Griffin
Date: Fri Nov 29 2024 - 04:34:17 EST

Next message: Neil Armstrong: "Re: [PATCH 2/2] OPP: fix dev_pm_opp_find_bw_*() when bandwidth table not initialized"
Previous message: Erwan Velu: "Re: [PATCH AUTOSEL 5.15 11/12] x86/barrier: Do not serialize MSR accesses on AMD"
In reply to: André Draszik: "Re: [PATCH 6/9] phy: exynos5-usbdrd: gs101: ensure power is gated to SS phy in phy_exit()"
Next in thread: André Draszik: "[PATCH 9/9] phy: exynos5-usbdrd: allow DWC3 runtime suspend with UDC bound (E850+)"
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

Hi André,

On Wed, 27 Nov 2024 at 10:58, André Draszik <andre.draszik@xxxxxxxxxx> wrote:
>
> We currently don't gate the power to the SS phy in phy_exit().
>
> Shuffle the code slightly to ensure the power is gated to the SS phy as
> well.
>
> Signed-off-by: André Draszik <andre.draszik@xxxxxxxxxx>
> ---

Reviewed-by: Peter Griffin <peter.griffin@xxxxxxxxxx>

regards,

Peter

Next message: Neil Armstrong: "Re: [PATCH 2/2] OPP: fix dev_pm_opp_find_bw_*() when bandwidth table not initialized"
Previous message: Erwan Velu: "Re: [PATCH AUTOSEL 5.15 11/12] x86/barrier: Do not serialize MSR accesses on AMD"
In reply to: André Draszik: "Re: [PATCH 6/9] phy: exynos5-usbdrd: gs101: ensure power is gated to SS phy in phy_exit()"
Next in thread: André Draszik: "[PATCH 9/9] phy: exynos5-usbdrd: allow DWC3 runtime suspend with UDC bound (E850+)"
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]