Re: [PATCH v1 1/1] MAINTAINERS: Add pin control and GPIO to the Intel MID record

[Andy Shevchenko]

On Wed, Feb 05, 2025 at 07:40:06AM +0200, Mika Westerberg wrote:
> On Tue, Feb 04, 2025 at 07:37:17PM +0200, Andy Shevchenko wrote:
> > On Tue, Feb 04, 2025 at 07:01:00PM +0200, Andy Shevchenko wrote:
> > > Intel MID record is not listed all related files. Add to there
> > > pin control and GPIO drivers along with HSU (High Speed UART)
> > > and HSU DMA.
> > 
> > Mika, JFYI, it's supposed to go via Intel pin control tree.
> 
> Got it :)
> 
> Acked-by: Mika Westerberg <mika.westerberg@xxxxxxxxxxxxxxx>

Pushed to my review and testing queue, thanks!

-- 
With Best Regards,
Andy Shevchenko