Re: [PATCH 1/2] x86/cpufeatures: Add CPU feature flags for Zhaoxin Hash Engine v2

[Borislav Petkov]

On Tue, Jan 14, 2025 at 08:13:00PM +0800, Tony W Wang-oc wrote:
> Zhaoxin currently uses CPUID leaf 0xC0000001 instead of VIA/Cyrix/
> Centaur to represent the presence or absence of certain CPU features
> due to company changes. The previously occupied bits in CPUID leaf
> 0xC0000001 remain functional, and the unoccupied bits are used by
> Zhaoxin to represent some new CPU features.
> 
> Zhaoxin CPUs implements the PadLock Hash Engine v2 feature on the
> basis of features supported by CPUID leaf 0xC0000001, which indicates
> that Zhaoxin CPUs support SHA384/SHA512 algorithm hardware instructions.
> 
> Add two Padlock Hash Engine v2 feature flags support in cpufeatures.h
> 
> Signed-off-by: Tony W Wang-oc <TonyWWang-oc@xxxxxxxxxxx>
> ---
>  arch/x86/include/asm/cpufeatures.h       | 4 +++-
>  tools/arch/x86/include/asm/cpufeatures.h | 4 +++-
>  2 files changed, 6 insertions(+), 2 deletions(-)

I'm assuming this is going through the crypto tree due to patch 2 so for this
one:

Acked-by: Borislav Petkov (AMD) <bp@xxxxxxxxx>

-- 
Regards/Gruss,
    Boris.

https://people.kernel.org/tglx/notes-about-netiquette