Re: [PATCH v5 10/21] dt-bindings: riscv: add Counter delegation ISA extensions description

From: Conor Dooley
Date: Mon Mar 31 2025 - 11:47:54 EST

Next message: Erick Karanja: "[PATCH 1/5] staging: rtl8723bs: use preferred comparison order"
Previous message: Vladimir Oltean: "[PATCH net] net: pcs: lynx: fix phylink validation regression for phy-mode = "10g-qxgmii""
In reply to: Atish Patra: "[PATCH v5 10/21] dt-bindings: riscv: add Counter delegation ISA extensions description"
Next in thread: Atish Patra: "[PATCH v5 12/21] RISC-V: perf: Modify the counter discovery mechanism"
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

On Thu, Mar 27, 2025 at 12:35:51PM -0700, Atish Patra wrote:
> Add description for the Smcdeleg/Ssccfg extension.
>
> Signed-off-by: Atish Patra <atishp@xxxxxxxxxxxx>

Acked-by: Conor Dooley <conor.dooley@xxxxxxxxxxxxx>

Attachment: signature.asc
Description: PGP signature

Next message: Erick Karanja: "[PATCH 1/5] staging: rtl8723bs: use preferred comparison order"
Previous message: Vladimir Oltean: "[PATCH net] net: pcs: lynx: fix phylink validation regression for phy-mode = "10g-qxgmii""
In reply to: Atish Patra: "[PATCH v5 10/21] dt-bindings: riscv: add Counter delegation ISA extensions description"
Next in thread: Atish Patra: "[PATCH v5 12/21] RISC-V: perf: Modify the counter discovery mechanism"
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]