Re: [PATCH v3] pinctrl: renesas: rzg2l: Add support for RZ/V2N SoC

From: Geert Uytterhoeven
Date: Fri May 02 2025 - 07:43:09 EST


On Tue, 15 Apr 2025 at 15:09, Prabhakar <prabhakar.csengg@xxxxxxxxx> wrote:
> From: Lad Prabhakar <prabhakar.mahadev-lad.rj@xxxxxxxxxxxxxx>
>
> Add pinctrl support for the Renesas RZ/V2N SoC by reusing the existing
> RZ/V2H(P) pin configuration data. The PFC block is nearly identical, with
> the only difference being the absence of `PCIE1_RSTOUTB` on RZ/V2N.
>
> To handle this, the rzv2h_dedicated_pins array is refactored into a common
> and pcie1 subset. This enables reuse of the common portion across both
> SoCs, while excluding PCIE1_RSTOUTB for RZ/V2N.
>
> This change allows the pinctrl-rzg2l driver to support RZ/V2N without
> duplicating large parts of the RZ/V2H configuration.
>
> Signed-off-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@xxxxxxxxxxxxxx>
> ---
> Hi All,
> This patch is from series [0]. Since most of the patches have already
> been queued, I'm sending this one separately.
> [0] https://lore.kernel.org/all/20250407191628.323613-11-prabhakar.mahadev-lad.rj@xxxxxxxxxxxxxx/
> Cheers, Prabhakar
> v2->v3:
> - Split up rzv2h_dedicated_pins into common and pcie1 subsets to
> facilitate reuse for RZ/V2N.

Reviewed-by: Geert Uytterhoeven <geert+renesas@xxxxxxxxx>
i.e. will queue in renesas-pinctrl for v6.16.

Gr{oetje,eeting}s,

Geert

--
Geert Uytterhoeven -- There's lots of Linux beyond ia32 -- geert@xxxxxxxxxxxxxx

In personal conversations with technical people, I call myself a hacker. But
when I'm talking to journalists I just say "programmer" or something like that.
-- Linus Torvalds