...
#define PULLTYPESEL_SHIFT (17)
#define RXACTIVE_SHIFT (18)
+#define DRV_STR_SHIFT (19)
referring to above TRM mentioned in commit message
Bit 20-19 are for DRV_STR, and description says
0 - Default
1 - Reserved
2 - Reserved
3 - Reserved
Not sure, is there some additional document to be referred for PIN_DRIVE_STRENGTH
This information will be updated in TRM in coming cycles.
Sorry ,
can not ack before TRM update
+#define DS_ISO_OVERRIDE_SHIFT (22)
+#define DS_ISO_BYPASS_EN_SHIFT (23)
/* Default mux configuration for gpio-ranges to use with pinctrl */
#define PIN_GPIO_RANGE_IOPAD (PIN_INPUT | 7)
Regards,
Akashdeep Kaur