Re: [PATCH] arm64: dts: rockchip: align bindings to PCIe spec

[Shawn Lin]

+ Ye Zhang

在 2025/11/07 星期五 10:43, Geraldo Nascimento 写道:
> On Wed, Nov 05, 2025 at 04:56:36PM +0800, Shawn Lin wrote:
> > 在 2025/11/05 星期三 16:18, Geraldo Nascimento 写道:
> > > Hi Shawn, glad to hear from you.
> > >
> > > Perhaps the following change is better? It resolves the issue
> > > without the added complication of open drain. After you questioned
> > > if open drain is actually part of the spec, I remembered that
> > > GPIO_OPEN_DRAIN is actually (GPIO_SINGLE_ENDED | GPIO_LINE_OPEN_DRAIN)
> > > so I decided to test with just GPIO_SINGLE_ENDED and it works.
>
> Shawn,
>
> I quote from the PCIe Mini Card Electromechanical Specification Rev 1.2
>
> "3.4.1. Logic Signal Requirements
>
> The 3.3V card logic levels for single-ended digital signals (WAKE#,
> CLKREQ#, PERST#, and W_DISABLE#) are given in Table 3-7. [...]"
>
> So while you are correct that PERST# is most definitely not Open Drain,
> there's evidence on the spec that defines this signal as Single-Ended.

This's true. But I couldn't find any user in dts using either
GPIO_SINGLE_ENDED or GPIO_OPEN_DRAIN for PCIe PERST#. I'm curious
how these two flags affect actual behavior of chips. Ye, could you
please help check it?

> Thanks,
> Geraldo Nascimento