[tip: perf/core] perf/x86/msr: Add Airmont NP

[tip-bot2 for Martin Schiller]

The following commit has been merged into the perf/core branch of tip:

Commit-ID:     63dbadcafc1f4d1da796a8e2c0aea1e561f79ece
Gitweb:        https://git.kernel.org/tip/63dbadcafc1f4d1da796a8e2c0aea1e561f79ece
Author:        Martin Schiller <ms@xxxxxxxxxx>
AuthorDate:    Mon, 24 Nov 2025 08:48:44 +01:00
Committer:     Peter Zijlstra <peterz@xxxxxxxxxxxxx>
CommitterDate: Wed, 17 Dec 2025 13:31:08 +01:00

perf/x86/msr: Add Airmont NP

Like Airmont, the Airmont NP (aka Intel / MaxLinear Lightning Mountain)
supports SMI_COUNT MSR.

Signed-off-by: Martin Schiller <ms@xxxxxxxxxx>
Signed-off-by: Peter Zijlstra (Intel) <peterz@xxxxxxxxxxxxx>
Reviewed-by: Dapeng Mi <dapeng1.mi@xxxxxxxxxxxxxxx>
Link: https://patch.msgid.link/20251124074846.9653-2-ms@xxxxxxxxxx
---
 arch/x86/events/msr.c | 1 +
 1 file changed, 1 insertion(+)

diff --git a/arch/x86/events/msr.c b/arch/x86/events/msr.c
index 7f5007a..8052596 100644
--- a/arch/x86/events/msr.c
+++ b/arch/x86/events/msr.c
@@ -78,6 +78,7 @@ static bool test_intel(int idx, void *data)
 	case INTEL_ATOM_SILVERMONT:
 	case INTEL_ATOM_SILVERMONT_D:
 	case INTEL_ATOM_AIRMONT:
+	case INTEL_ATOM_AIRMONT_NP:
 
 	case INTEL_ATOM_GOLDMONT:
 	case INTEL_ATOM_GOLDMONT_D: