Re: [PATCH v2 05/22] dt-bindings: clock: Add StarFive JHB100 System-0 clock and reset generator

Next message: Ian Rogers: "[PATCH v1 04/14] perf test: Support dynamic test suites with setup callback and private data"
Previous message: Ian Rogers: "[PATCH v1 03/14] perf test: Drain pipe after child finishes to avoid losing output"
In reply to: Changhuang Liang: "[PATCH v2 05/22] dt-bindings: clock: Add StarFive JHB100 System-0 clock and reset generator"
Next in thread: Changhuang Liang: "[PATCH v2 09/22] dt-bindings: clock: Add StarFive JHB100 System-2 clock and reset generator"
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

From: Rob Herring (Arm)

Date: Wed May 13 2026 - 19:06:06 EST

On Thu, 07 May 2026 22:36:15 -0700, Changhuang Liang wrote:
> Add bindings for the System-0 clocks and reset generator (SYS0CRG) on
> JHB100 SoC.
>
> Signed-off-by: Changhuang Liang <changhuang.liang@xxxxxxxxxxxxxxxx>
> ---
> .../clock/starfive,jhb100-sys0crg.yaml | 63 +++++++++++++++++++
> .../dt-bindings/clock/starfive,jhb100-crg.h | 56 +++++++++++++++++
> .../dt-bindings/reset/starfive,jhb100-crg.h | 28 +++++++++
> 3 files changed, 147 insertions(+)
> create mode 100644 Documentation/devicetree/bindings/clock/starfive,jhb100-sys0crg.yaml
> create mode 100644 include/dt-bindings/clock/starfive,jhb100-crg.h
> create mode 100644 include/dt-bindings/reset/starfive,jhb100-crg.h
>

Reviewed-by: Rob Herring (Arm) <robh@xxxxxxxxxx>