Re: [PATCH v17 11/17] mmc: renesas_sdhi: Add RZ/G3L SDHI support

From: Wolfram Sang

Date: Wed Jun 17 2026 - 08:51:56 EST


On Wed, Jun 03, 2026 at 07:57:11AM +0100, Biju wrote:
> From: Biju Das <biju.das.jz@xxxxxxxxxxxxxx>
>
> Add support for the RZ/G3L (r9a08g046) SDHI controller, which has a
> new hardware version register and also has different tuning registers,
> internal clk divider, 11 bit divider, 3 resets and 5 clocks compared
> to other SoCs. Similar to RZ/G2L SoCs it need tuning delay.
>
> Signed-off-by: Biju Das <biju.das.jz@xxxxxxxxxxxxxx>

I need to get myself docs for this one and stop here. But as said, I was
focussing on high-level stuff for now and we have already got some
points to discuss.

Attachment: signature.asc
Description: PGP signature