[PATCH 32/32] x86/msr: Simplify some rdmsrq() use cases
From: Juergen Gross
Date: Mon Jun 29 2026 - 02:12:20 EST
After the conversion of rdmsrq() to an inline function some use cases
can be simplified by dropping an intermediate variable.
Signed-off-by: Juergen Gross <jgross@xxxxxxxx>
---
arch/x86/events/amd/core.c | 6 +-----
arch/x86/events/amd/lbr.c | 12 ++----------
arch/x86/events/intel/core.c | 6 +-----
arch/x86/events/intel/cstate.c | 5 +----
arch/x86/events/intel/knc.c | 6 +-----
arch/x86/events/intel/lbr.c | 17 +++--------------
arch/x86/events/intel/uncore.c | 6 +-----
arch/x86/events/rapl.c | 4 +---
arch/x86/events/zhaoxin/core.c | 6 +-----
arch/x86/hyperv/hv_apic.c | 5 +----
arch/x86/include/asm/apic.h | 5 +----
arch/x86/include/asm/debugreg.h | 6 +-----
arch/x86/include/asm/kvm_host.h | 5 +----
13 files changed, 16 insertions(+), 73 deletions(-)
diff --git a/arch/x86/events/amd/core.c b/arch/x86/events/amd/core.c
index ee08ed4f41ec..04f3c2e99c06 100644
--- a/arch/x86/events/amd/core.c
+++ b/arch/x86/events/amd/core.c
@@ -660,12 +660,8 @@ static __always_inline void amd_pmu_set_global_ctl(u64 ctl)
static inline u64 amd_pmu_get_global_status(void)
{
- u64 status;
-
/* PerfCntrGlobalStatus is read-only */
- status = rdmsrq(MSR_AMD64_PERF_CNTR_GLOBAL_STATUS);
-
- return status;
+ return rdmsrq(MSR_AMD64_PERF_CNTR_GLOBAL_STATUS);
}
static inline void amd_pmu_ack_global_status(u64 status)
diff --git a/arch/x86/events/amd/lbr.c b/arch/x86/events/amd/lbr.c
index 0b6aec1e5bf1..ada5278285cd 100644
--- a/arch/x86/events/amd/lbr.c
+++ b/arch/x86/events/amd/lbr.c
@@ -74,20 +74,12 @@ static __always_inline void amd_pmu_lbr_set_to(unsigned int idx, u64 val)
static __always_inline u64 amd_pmu_lbr_get_from(unsigned int idx)
{
- u64 val;
-
- val = rdmsrq(MSR_AMD_SAMP_BR_FROM + idx * 2);
-
- return val;
+ return rdmsrq(MSR_AMD_SAMP_BR_FROM + idx * 2);
}
static __always_inline u64 amd_pmu_lbr_get_to(unsigned int idx)
{
- u64 val;
-
- val = rdmsrq(MSR_AMD_SAMP_BR_FROM + idx * 2 + 1);
-
- return val;
+ return rdmsrq(MSR_AMD_SAMP_BR_FROM + idx * 2 + 1);
}
static __always_inline u64 sign_ext_branch_ip(u64 ip)
diff --git a/arch/x86/events/intel/core.c b/arch/x86/events/intel/core.c
index c6fc2d9079d9..02cc471cb5bd 100644
--- a/arch/x86/events/intel/core.c
+++ b/arch/x86/events/intel/core.c
@@ -2963,11 +2963,7 @@ static void intel_tfa_pmu_enable_all(int added)
static inline u64 intel_pmu_get_status(void)
{
- u64 status;
-
- status = rdmsrq(MSR_CORE_PERF_GLOBAL_STATUS);
-
- return status;
+ return rdmsrq(MSR_CORE_PERF_GLOBAL_STATUS);
}
static inline void intel_pmu_ack_status(u64 ack)
diff --git a/arch/x86/events/intel/cstate.c b/arch/x86/events/intel/cstate.c
index 69eb6cf51d3b..c6d9146d8ec8 100644
--- a/arch/x86/events/intel/cstate.c
+++ b/arch/x86/events/intel/cstate.c
@@ -322,10 +322,7 @@ static int cstate_pmu_event_init(struct perf_event *event)
static inline u64 cstate_pmu_read_counter(struct perf_event *event)
{
- u64 val;
-
- val = rdmsrq(event->hw.event_base);
- return val;
+ return rdmsrq(event->hw.event_base);
}
static void cstate_pmu_event_update(struct perf_event *event)
diff --git a/arch/x86/events/intel/knc.c b/arch/x86/events/intel/knc.c
index c4f81215f758..a74caa8280be 100644
--- a/arch/x86/events/intel/knc.c
+++ b/arch/x86/events/intel/knc.c
@@ -199,11 +199,7 @@ static void knc_pmu_enable_event(struct perf_event *event)
static inline u64 knc_pmu_get_status(void)
{
- u64 status;
-
- status = rdmsrq(MSR_KNC_IA32_PERF_GLOBAL_STATUS);
-
- return status;
+ return rdmsrq(MSR_KNC_IA32_PERF_GLOBAL_STATUS);
}
static inline void knc_pmu_ack_status(u64 ack)
diff --git a/arch/x86/events/intel/lbr.c b/arch/x86/events/intel/lbr.c
index e65a4ed121d7..0364655a8771 100644
--- a/arch/x86/events/intel/lbr.c
+++ b/arch/x86/events/intel/lbr.c
@@ -209,10 +209,7 @@ void intel_pmu_lbr_reset(void)
*/
static inline u64 intel_pmu_lbr_tos(void)
{
- u64 tos;
-
- tos = rdmsrq(x86_pmu.lbr_tos);
- return tos;
+ return rdmsrq(x86_pmu.lbr_tos);
}
enum {
@@ -311,26 +308,18 @@ static __always_inline u64 rdlbr_from(unsigned int idx, struct lbr_entry *lbr)
static __always_inline u64 rdlbr_to(unsigned int idx, struct lbr_entry *lbr)
{
- u64 val;
-
if (lbr)
return lbr->to;
- val = rdmsrq(x86_pmu.lbr_to + idx);
-
- return val;
+ return rdmsrq(x86_pmu.lbr_to + idx);
}
static __always_inline u64 rdlbr_info(unsigned int idx, struct lbr_entry *lbr)
{
- u64 val;
-
if (lbr)
return lbr->info;
- val = rdmsrq(x86_pmu.lbr_info + idx);
-
- return val;
+ return rdmsrq(x86_pmu.lbr_info + idx);
}
static inline void
diff --git a/arch/x86/events/intel/uncore.c b/arch/x86/events/intel/uncore.c
index 0067bd35aa7f..7240849a6633 100644
--- a/arch/x86/events/intel/uncore.c
+++ b/arch/x86/events/intel/uncore.c
@@ -169,11 +169,7 @@ struct intel_uncore_box *uncore_pmu_to_box(struct intel_uncore_pmu *pmu, int cpu
u64 uncore_msr_read_counter(struct intel_uncore_box *box, struct perf_event *event)
{
- u64 count;
-
- count = rdmsrq(event->hw.event_base);
-
- return count;
+ return rdmsrq(event->hw.event_base);
}
void uncore_mmio_exit_box(struct intel_uncore_box *box)
diff --git a/arch/x86/events/rapl.c b/arch/x86/events/rapl.c
index 180cc18282ca..2d2376c59816 100644
--- a/arch/x86/events/rapl.c
+++ b/arch/x86/events/rapl.c
@@ -192,9 +192,7 @@ static inline unsigned int get_rapl_pmu_idx(int cpu, int scope)
static inline u64 rapl_read_counter(struct perf_event *event)
{
- u64 raw;
- raw = rdmsrq(event->hw.event_base);
- return raw;
+ return rdmsrq(event->hw.event_base);
}
static inline u64 rapl_scale(u64 v, struct perf_event *event)
diff --git a/arch/x86/events/zhaoxin/core.c b/arch/x86/events/zhaoxin/core.c
index 1980e5995e27..9203321c18b4 100644
--- a/arch/x86/events/zhaoxin/core.c
+++ b/arch/x86/events/zhaoxin/core.c
@@ -266,11 +266,7 @@ static void zhaoxin_pmu_enable_all(int added)
static inline u64 zhaoxin_pmu_get_status(void)
{
- u64 status;
-
- status = rdmsrq(MSR_CORE_PERF_GLOBAL_STATUS);
-
- return status;
+ return rdmsrq(MSR_CORE_PERF_GLOBAL_STATUS);
}
static inline void zhaoxin_pmu_ack_status(u64 ack)
diff --git a/arch/x86/hyperv/hv_apic.c b/arch/x86/hyperv/hv_apic.c
index 4e30f9a11bc4..52ee8c237c2c 100644
--- a/arch/x86/hyperv/hv_apic.c
+++ b/arch/x86/hyperv/hv_apic.c
@@ -36,10 +36,7 @@ static struct apic orig_apic;
static u64 hv_apic_icr_read(void)
{
- u64 reg_val;
-
- reg_val = rdmsrq(HV_X64_MSR_ICR);
- return reg_val;
+ return rdmsrq(HV_X64_MSR_ICR);
}
static void hv_apic_icr_write(u32 low, u32 id)
diff --git a/arch/x86/include/asm/apic.h b/arch/x86/include/asm/apic.h
index e028140fac49..993b52b52625 100644
--- a/arch/x86/include/asm/apic.h
+++ b/arch/x86/include/asm/apic.h
@@ -231,10 +231,7 @@ static inline void native_x2apic_icr_write(u32 low, u32 id)
static inline u64 native_x2apic_icr_read(void)
{
- unsigned long val;
-
- val = rdmsrq(APIC_BASE_MSR + (APIC_ICR >> 4));
- return val;
+ return rdmsrq(APIC_BASE_MSR + (APIC_ICR >> 4));
}
extern int x2apic_mode;
diff --git a/arch/x86/include/asm/debugreg.h b/arch/x86/include/asm/debugreg.h
index 426d48beef81..0b2f42c7f8eb 100644
--- a/arch/x86/include/asm/debugreg.h
+++ b/arch/x86/include/asm/debugreg.h
@@ -174,15 +174,11 @@ static inline unsigned long amd_get_dr_addr_mask(unsigned int dr)
static inline unsigned long get_debugctlmsr(void)
{
- unsigned long debugctlmsr = 0;
-
#ifndef CONFIG_X86_DEBUGCTLMSR
if (boot_cpu_data.x86 < 6)
return 0;
#endif
- debugctlmsr = rdmsrq(MSR_IA32_DEBUGCTLMSR);
-
- return debugctlmsr;
+ return rdmsrq(MSR_IA32_DEBUGCTLMSR);
}
static inline void update_debugctlmsr(unsigned long debugctlmsr)
diff --git a/arch/x86/include/asm/kvm_host.h b/arch/x86/include/asm/kvm_host.h
index e9b4ad535643..c87545070347 100644
--- a/arch/x86/include/asm/kvm_host.h
+++ b/arch/x86/include/asm/kvm_host.h
@@ -2415,10 +2415,7 @@ static inline void kvm_load_ldt(u16 sel)
#ifdef CONFIG_X86_64
static inline unsigned long read_msr(unsigned long msr)
{
- u64 value;
-
- value = rdmsrq(msr);
- return value;
+ return rdmsrq(msr);
}
#endif
--
2.54.0