[PATCH v2 03/13] dt-bindings: clock: Add SM7250 global clock controller
From: Sreeshankar K
Date: Wed Aug 19 2026 - 11:26:55 EST
Add device tree bindings for global clock controller on SM7250 SoC.
Signed-off-by: Sreeshankar K <sreeshankar0910@xxxxxxxxx>
Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@xxxxxxxxxxxxxxxx>
---
Dependencies:
This commit depends on the following patch:
> [PATCH] dt-bindings: clock: qcom,sm6375-gcc: Merge SM7150 into SM6375
Link: https://lore.kernel.org/linux-arm-msm/20260817082457.64797-2-krzysztof.kozlowski@xxxxxxxxxxxxxxxx
.../bindings/clock/qcom,sm6375-gcc.yaml | 4 +-
include/dt-bindings/clock/qcom,sm7250-gcc.h | 163 ++++++++++++++++++
2 files changed, 166 insertions(+), 1 deletion(-)
create mode 100644 include/dt-bindings/clock/qcom,sm7250-gcc.h
diff --git a/Documentation/devicetree/bindings/clock/qcom,sm6375-gcc.yaml b/Documentation/devicetree/bindings/clock/qcom,sm6375-gcc.yaml
index b4ad2ad14..39a2d2839 100644
--- a/Documentation/devicetree/bindings/clock/qcom,sm6375-gcc.yaml
+++ b/Documentation/devicetree/bindings/clock/qcom,sm6375-gcc.yaml
@@ -4,13 +4,14 @@
$id: http://devicetree.org/schemas/clock/qcom,sm6375-gcc.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#
-title: Qualcomm Global Clock & Reset Controller on SM6375 and SM7150
+title: Qualcomm Global Clock & Reset Controller on SM6375, SM7150 and SM7250
maintainers:
- Konrad Dybcio <konradybcio@xxxxxxxxxx>
- Bjorn Andersson <andersson@xxxxxxxxxx>
- Danila Tikhonov <danila@xxxxxxxxxxx>
- David Wronek <davidwronek@xxxxxxxxx>
+ - Sreeshankar K <sreeshankar0910@xxxxxxxxx>
description: |
Qualcomm global clock control module provides the clocks, resets and power
@@ -26,6 +27,7 @@ properties:
enum:
- qcom,sm6375-gcc
- qcom,sm7150-gcc
+ - qcom,sm7250-gcc
clocks:
items:
diff --git a/include/dt-bindings/clock/qcom,sm7250-gcc.h b/include/dt-bindings/clock/qcom,sm7250-gcc.h
new file mode 100644
index 000000000..f50a13173
--- /dev/null
+++ b/include/dt-bindings/clock/qcom,sm7250-gcc.h
@@ -0,0 +1,163 @@
+/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */
+/*
+ * Copyright (c) 2020, The Linux Foundation. All rights reserved.
+ * Copyright (c) 2026, Sreeshankar K <sreeshankar0910@xxxxxxxxx>
+ */
+
+#ifndef _DT_BINDINGS_CLK_QCOM_GCC_SM7250_H
+#define _DT_BINDINGS_CLK_QCOM_GCC_SM7250_H
+
+/* GCC clocks */
+#define GPLL0 0
+#define GPLL0_OUT_EVEN 1
+#define GPLL6 2
+#define GPLL9 3
+#define GCC_AGGRE_UFS_PHY_AXI_CLK 4
+#define GCC_AGGRE_USB3_PRIM_AXI_CLK 5
+#define GCC_BOOT_ROM_AHB_CLK 6
+#define GCC_CAMERA_AHB_CLK 7
+#define GCC_CAMERA_HF_AXI_CLK 8
+#define GCC_CAMERA_SF_AXI_CLK 9
+#define GCC_CAMERA_XO_CLK 10
+#define GCC_CFG_NOC_USB3_PRIM_AXI_CLK 11
+#define GCC_CPUSS_AHB_CLK 12
+#define GCC_CPUSS_AHB_CLK_SRC 13
+#define GCC_CPUSS_GNOC_CLK 14
+#define GCC_CPUSS_RBCPR_CLK 15
+#define GCC_DDRSS_GPU_AXI_CLK 16
+#define GCC_DISP_GPLL0_CLK_SRC 17
+#define GCC_DISP_AHB_CLK 18
+#define GCC_DISP_HF_AXI_CLK 19
+#define GCC_DISP_SF_AXI_CLK 20
+#define GCC_DISP_XO_CLK 21
+#define GCC_GP1_CLK 22
+#define GCC_GP1_CLK_SRC 23
+#define GCC_GP2_CLK 24
+#define GCC_GP2_CLK_SRC 25
+#define GCC_GP3_CLK 26
+#define GCC_GP3_CLK_SRC 27
+#define GCC_GPU_CFG_AHB_CLK 28
+#define GCC_GPU_GPLL0_CLK_SRC 29
+#define GCC_GPU_GPLL0_DIV_CLK_SRC 30
+#define GCC_GPU_IREF_CLK 31
+#define GCC_GPU_MEMNOC_GFX_CLK 32
+#define GCC_GPU_SNOC_DVM_GFX_CLK 33
+#define GCC_NPU_AXI_CLK 34
+#define GCC_NPU_BWMON2_AXI_CLK 35
+#define GCC_NPU_BWMON_AXI_CLK 36
+#define GCC_NPU_BWMON_CFG_AHB_CLK 37
+#define GCC_NPU_CFG_AHB_CLK 38
+#define GCC_NPU_DMA_CLK 39
+#define GCC_NPU_GPLL0_CLK_SRC 40
+#define GCC_NPU_GPLL0_DIV_CLK_SRC 41
+#define GCC_PDM2_CLK 42
+#define GCC_PDM2_CLK_SRC 43
+#define GCC_PDM_AHB_CLK 44
+#define GCC_PDM_XO4_CLK 45
+#define GCC_PRNG_AHB_CLK 46
+#define GCC_QMIP_CAMERA_NRT_AHB_CLK 47
+#define GCC_QMIP_CAMERA_RT_AHB_CLK 48
+#define GCC_QMIP_DISP_AHB_CLK 49
+#define GCC_QMIP_RT_DISP_AHB_CLK 50
+#define GCC_QMIP_VIDEO_CVP_AHB_CLK 51
+#define GCC_QMIP_VIDEO_VCODEC_AHB_CLK 52
+#define GCC_QUPV3_WRAP0_CORE_2X_CLK 53
+#define GCC_QUPV3_WRAP0_CORE_CLK 54
+#define GCC_QUPV3_WRAP0_S0_CLK 55
+#define GCC_QUPV3_WRAP0_S0_CLK_SRC 56
+#define GCC_QUPV3_WRAP0_S1_CLK 57
+#define GCC_QUPV3_WRAP0_S1_CLK_SRC 58
+#define GCC_QUPV3_WRAP0_S2_CLK 59
+#define GCC_QUPV3_WRAP0_S2_CLK_SRC 60
+#define GCC_QUPV3_WRAP0_S3_CLK 61
+#define GCC_QUPV3_WRAP0_S3_CLK_SRC 62
+#define GCC_QUPV3_WRAP0_S4_CLK 63
+#define GCC_QUPV3_WRAP0_S4_CLK_SRC 64
+#define GCC_QUPV3_WRAP0_S5_CLK 65
+#define GCC_QUPV3_WRAP0_S5_CLK_SRC 66
+#define GCC_QUPV3_WRAP1_CORE_2X_CLK 67
+#define GCC_QUPV3_WRAP1_CORE_CLK 68
+#define GCC_QUPV3_WRAP1_S0_CLK 69
+#define GCC_QUPV3_WRAP1_S0_CLK_SRC 70
+#define GCC_QUPV3_WRAP1_S1_CLK 71
+#define GCC_QUPV3_WRAP1_S1_CLK_SRC 72
+#define GCC_QUPV3_WRAP1_S2_CLK 73
+#define GCC_QUPV3_WRAP1_S2_CLK_SRC 74
+#define GCC_QUPV3_WRAP1_S3_CLK 75
+#define GCC_QUPV3_WRAP1_S3_CLK_SRC 76
+#define GCC_QUPV3_WRAP1_S4_CLK 77
+#define GCC_QUPV3_WRAP1_S4_CLK_SRC 78
+#define GCC_QUPV3_WRAP1_S5_CLK 79
+#define GCC_QUPV3_WRAP1_S5_CLK_SRC 80
+#define GCC_QUPV3_WRAP_0_M_AHB_CLK 81
+#define GCC_QUPV3_WRAP_0_S_AHB_CLK 82
+#define GCC_QUPV3_WRAP_1_M_AHB_CLK 83
+#define GCC_QUPV3_WRAP_1_S_AHB_CLK 84
+#define GCC_SDCC1_AHB_CLK 85
+#define GCC_SDCC1_APPS_CLK 86
+#define GCC_SDCC1_APPS_CLK_SRC 87
+#define GCC_SDCC1_ICE_CORE_CLK 88
+#define GCC_SDCC1_ICE_CORE_CLK_SRC 89
+#define GCC_SDCC2_AHB_CLK 90
+#define GCC_SDCC2_APPS_CLK 91
+#define GCC_SDCC2_APPS_CLK_SRC 92
+#define GCC_SDCC4_AHB_CLK 93
+#define GCC_SDCC4_APPS_CLK 94
+#define GCC_SDCC4_APPS_CLK_SRC 95
+#define GCC_SYS_NOC_CPUSS_AHB_CLK 96
+#define GCC_UFS_1X_CLKREF_CLK 97
+#define GCC_UFS_PHY_AHB_CLK 98
+#define GCC_UFS_PHY_AXI_CLK 99
+#define GCC_UFS_PHY_AXI_CLK_SRC 100
+#define GCC_UFS_PHY_ICE_CORE_CLK 101
+#define GCC_UFS_PHY_ICE_CORE_CLK_SRC 102
+#define GCC_UFS_PHY_PHY_AUX_CLK 103
+#define GCC_UFS_PHY_PHY_AUX_CLK_SRC 104
+#define GCC_UFS_PHY_RX_SYMBOL_0_CLK 105
+#define GCC_UFS_PHY_RX_SYMBOL_1_CLK 106
+#define GCC_UFS_PHY_TX_SYMBOL_0_CLK 107
+#define GCC_UFS_PHY_UNIPRO_CORE_CLK 108
+#define GCC_UFS_PHY_UNIPRO_CORE_CLK_SRC 109
+#define GCC_USB30_PRIM_MASTER_CLK 110
+#define GCC_USB30_PRIM_MASTER_CLK_SRC 111
+#define GCC_USB30_PRIM_MOCK_UTMI_CLK 112
+#define GCC_USB30_PRIM_MOCK_UTMI_CLK_SRC 113
+#define GCC_USB30_PRIM_SLEEP_CLK 114
+#define GCC_USB3_PRIM_CLKREF_CLK 115
+#define GCC_USB3_PRIM_PHY_AUX_CLK 116
+#define GCC_USB3_PRIM_PHY_AUX_CLK_SRC 117
+#define GCC_USB3_PRIM_PHY_COM_AUX_CLK 118
+#define GCC_USB3_PRIM_PHY_PIPE_CLK 119
+#define GCC_VIDEO_AHB_CLK 120
+#define GCC_VIDEO_AXI_CLK 121
+#define GCC_VIDEO_XO_CLK 122
+
+/* GCC resets */
+#define GCC_DPM_BCR 0
+#define GCC_GPU_BCR 1
+#define GCC_MMSS_BCR 2
+#define GCC_NPU_BWMON_BCR 3
+#define GCC_NPU_BCR 4
+#define GCC_PDM_BCR 5
+#define GCC_PRNG_BCR 6
+#define GCC_QUPV3_WRAPPER_0_BCR 7
+#define GCC_QUPV3_WRAPPER_1_BCR 8
+#define GCC_QUSB2PHY_PRIM_BCR 9
+#define GCC_SDCC1_BCR 10
+#define GCC_SDCC2_BCR 11
+#define GCC_SDCC4_BCR 12
+#define GCC_UFS_PHY_BCR 13
+#define GCC_USB30_PRIM_BCR 14
+#define GCC_USB3_DP_PHY_PRIM_BCR 15
+#define GCC_USB3_PHY_PRIM_BCR 16
+#define GCC_USB3PHY_PHY_PRIM_BCR 17
+#define GCC_USB_PHY_CFG_AHB2PHY_BCR 18
+
+/* GCC power domains */
+#define UFS_PHY_GDSC 0
+#define USB30_PRIM_GDSC 1
+#define HLOS1_VOTE_MMNOC_MMU_TBU_HF0_GDSC 2
+#define HLOS1_VOTE_MMNOC_MMU_TBU_HF1_GDSC 3
+#define HLOS1_VOTE_MMNOC_MMU_TBU_SF0_GDSC 4
+
+#endif
--
2.43.0