[PATCH v8 09/11] ARM: dts: aspeed: anacapa: Add LPDB fuse monitor GPIO expander
From: Colin Huang
Date: Wed Sep 02 2026 - 06:31:09 EST
From: Rex Fu <rex.fu.amd@xxxxxxxxx>
Add PCA9554 GPIO expanders for PDB fuse monitor signals on the
Anacapa DVT board.
The patch adds GPIO expander definitions for both the left and
right PDBs under the i2c8 multiplexer and updates the associated
gpio-line-names to reflect the final signal assignments.
Signed-off-by: Rex Fu <rex.fu.amd@xxxxxxxxx>
---
.../aspeed/aspeed-bmc-facebook-anacapa-dvt.dtsi | 92 ++++++++++++++++++++++
1 file changed, 92 insertions(+)
diff --git a/arch/arm/boot/dts/aspeed/aspeed-bmc-facebook-anacapa-dvt.dtsi b/arch/arm/boot/dts/aspeed/aspeed-bmc-facebook-anacapa-dvt.dtsi
index 0509bc8bb9cd..2fd7e46daa63 100644
--- a/arch/arm/boot/dts/aspeed/aspeed-bmc-facebook-anacapa-dvt.dtsi
+++ b/arch/arm/boot/dts/aspeed/aspeed-bmc-facebook-anacapa-dvt.dtsi
@@ -2,6 +2,98 @@
#include "aspeed-bmc-facebook-anacapa-evt2.dtsi"
+// MB - PDB
+&i2c8 {
+ i2c-mux@72 {
+ i2c@0 {
+ gpio@22 {
+ gpio-line-names =
+ "RPDB_FAN_FULL_SPEED_R_N", "RPDB_I2C_TMP432_U8_ALERT_R_N",
+ "RPDB_I2C_TMP432_U29_ALERT_R_N", "RPDB_GLOBAL_WP",
+ "RPDB_FAN_CT_FAN_FAIL_R_N", "RPDB_VERID_A0",
+ "RPDB_VERID_A1", "RPDB_VERID_A2",
+ "RPDB_ALERT_P50V_HSC2_R_N", "RPDB_ALERT_P50V_HSC3_R_N",
+ "RPDB_ALERT_P50V_HSC4_R_N", "RPDB_ALERT_P50V_STBY_R_N",
+ "RPDB_P12V_MB_VRM_ALERT_R_N",
+ "RPDB_P12V_STBY_VRM_ALERT_R_N",
+ "RPDB_PGD_P3V3_STBY_PWRGD_R",
+ "RPDB_P12V_STBY_VRM_PWRGD_BUF_R";
+ };
+
+ gpio@24 {
+ gpio-line-names =
+ "RPDB_EAM2_PRSNT_MOS_N_R", "RPDB_EAM3_PRSNT_MOS_N_R",
+ "RPDB_PWRGD_P50V_HSC4_SYS_R",
+ "RPDB_PWRGD_P50V_STBY_SYS_BUF_R",
+ "RPDB_P50V_FAN5_R2_PG", "RPDB_P50V_FAN6_R2_PG",
+ "RPDB_P50V_FAN7_R2_PG", "RPDB_P50V_FAN8_R2_PG",
+ "RPDB_SKU_ID0", "RPDB_FAN5_PRSNT_N_R",
+ "", "RPDB_FAN6_PRSNT_N_R",
+ "RPDB_FAN7_PRSNT_N_R", "RPDB_FAN8_PRSNT_N_R",
+ "", "";
+ };
+
+ gpio@38 {
+ compatible = "nxp,pca9554";
+ reg = <0x38>;
+ #gpio-cells = <2>;
+ gpio-controller;
+
+ gpio-line-names =
+ "RPDB_P50V_FUSE2_TVS1", "RPDB_P50V_FUSE2_TVS2",
+ "RPDB_P50V_FUSE3_TVS1", "RPDB_P50V_FUSE3_TVS2",
+ "RPDB_P50V_FUSE4_TVS1", "",
+ "", "";
+
+ interrupt-parent = <&sgpiom0>;
+ interrupts = <174 IRQ_TYPE_LEVEL_LOW>;
+ };
+ };
+
+ i2c@1 {
+ gpio@22 {
+ gpio-line-names =
+ "LPDB_FAN_FULL_SPEED_R_N", "LPDB_I2C_TEMP75_U8_ALERT_R_N",
+ "LPDB_I2C_TMP432_U29_ALERT_R_N", "LPDB_GLOBAL_WP",
+ "LPDB_FAN_CT_FAN_FAIL_R_N", "LPDB_VERID_A0",
+ "LPDB_VERID_A1", "LPDB_VERID_A2",
+ "LPDB_ALERT_P50V_HSC0_R_N", "LPDB_ALERT_P50V_HSC1_R_N",
+ "LPDB_ALERT_P50V_HSC5_R_N", "LPDB_I2C_P12V_SW_VRM_ALERT_R_N",
+ "LPDB_EAM0_PRSNT_MOS_N_R", "LPDB_EAM1_PRSNT_MOS_N_R",
+ "LPDB_PWRGD_P50V_HSC5_SYS_R", "BARKLIP_PRSNT_N_R3";
+ };
+
+ gpio@24 {
+ gpio-line-names =
+ "LPDB_P50V_FAN0_R2_PG", "LPDB_P50V_FAN1_R2_PG",
+ "LPDB_P50V_FAN2_R2_PG", "LPDB_P50V_FAN3_R2_PG",
+ "LPDB_P50V_FAN4_R2_PG", "LPDB_FAN0_PRSNT_N_R",
+ "LPDB_FAN1_PRSNT_N_R", "LPDB_FAN2_PRSNT_N_R",
+ "LPDB_FAN3_PRSNT_N_R", "LPDB_FAN4_PRSNT_N_R",
+ "LPDB_SKU_ID0", "",
+ "", "",
+ "", "LPDB_PG_P3V3_R";
+ };
+
+ gpio@38 {
+ compatible = "nxp,pca9554";
+ reg = <0x38>;
+ #gpio-cells = <2>;
+ gpio-controller;
+
+ gpio-line-names =
+ "LPDB_P50V_FUSE0_TVS1", "LPDB_P50V_FUSE0_TVS2",
+ "LPDB_P50V_FUSE1_TVS1", "LPDB_P50V_FUSE1_TVS2",
+ "LPDB_P50V_FUSE5_TVS1", "",
+ "", "";
+
+ interrupt-parent = <&sgpiom0>;
+ interrupts = <174 IRQ_TYPE_LEVEL_LOW>;
+ };
+ };
+ };
+};
+
&sgpiom0 {
gpio-line-names =
/*in - out */
--
2.34.1