Re: [PATCH v2 06/24] clk: zte: Add ZX279128S CRM clock and reset driver
From: Stefan Dösinger
Date: Wed Oct 14 2026 - 15:39:56 EST
Hi,
Am Mittwoch, 14. Oktober 2026, 09:20:46 Mitteleuropäische Sommerzeit schrieb
Navid Ghahremani:
> Support the top CRM and low-speed peripheral clock controllers of the
> ZTE ZX279128S SoC. Implement custom reset controller ops mapping
> logical reset IDs to internal hardware register offsets, and provide
> CRM2 clock gating and reset controller support for PCIe.
>
> Signed-off-by: Navid Ghahremani <ghahramani.navid@xxxxxxxxx>
The comments I sent for v1 still apply to v2 I think.
Please try to reuse the infrastructure in place for zx29. Ideally clk-
zx279128s.c should be just static data and a minimalistic _probe function that
invokes zx_clk_common_probe().
The drivers/clk/zte code is upstream in linux-next already. The MFD and reset
parts are still missing though.
Attachment:
signature.asc
Description: This is a digitally signed message part.