Anyone in the "non intel" architecture camp with similar needs that
mean this isnt the right solution ?
It will neither help nor hinder the Sparc stuff, but may be needed for
various MIPS SMP ports. So go ahead, the mechanism/interface looks
fine to me ;)
Later,
David S. Miller
dm@sgi.com