> Ok, here's the info from 21326c.pdf (Implementation of Write Allocate in
> the K86(tm) Processors)
>
> --- begin fair use extract ---
>
> Write allocate in the AMD-K5(tm) processor is supported only on Models
> 1, 2, and 3, with a Stepping of 4 or greater. Write allocate in the
> AMD-K6(tm) MMX(tm) enhanced processor is supported only on Models with a
> Stepping of 1 or greater.
>
> --- end fair use extract ---
>
> I'm going to bang out a patch for this this weekend.
Save your time. This should have been in my non-Intel patch that
went in to the CVS tree, model/stepping checks and all. Although,
like I said, it may not actually work since I don't have an AMD.
(I believe it compiiles to *something* though :-) )
Mike
-- .----------------------------------------------------------------------. | Mike Jagdis | Internet: mailto:mike@roan.co.uk | | Roan Technology Ltd. | | | 54A Peach Street, Wokingham | Telephone: +44 118 989 0403 | | RG40 1XG, ENGLAND | Fax: +44 118 989 1195 | `----------------------------------------------------------------------'