> Is this a physical limit of PC architecture or simply a driver limit?
>
> I have 2 onboard UDMA controllers, and 4 PCI slots. I can put 4 Promise
> Ultra33 controllers in this PC. Is there any way to use them all?
/*
* linux/drivers/block/pdc20246.c Version 0.20 March 29, 1999
*
* Copyright (C) 1998-99 Andre Hedrick
* (hedrick@astro.dyer.vanderbilt.edu)
*
* Promise Ultra33 cards with BIOS v1.20 through 1.28 will need this
* compiled into the kernel if you have more than one card installed.
* Note that BIOS v1.29 is reported to fix the problem. Since this is
* safe chipset tuning, including this support is harmless
*
* The latest chipset code will support the following ::
* Three Ultra33 controllers and 12 drives.
* 8 are UDMA supported and 4 are limited to DMA mode 2 multi-word.
* The 8/4 ratio is a BIOS code limit by promise.
* There is only one BIOS in the three contollers.
*
* Jan 11 00:40:00 Orion kernel:
* PDC20246: IDE controller on PCI bus 00 dev a0
* PDC20246: not 100% native mode: will probe irqs later
* PDC20246: ROM enabled at 0xfebd0000
* PDC20246: (U)DMA Burst Bit ENABLED Primary PCI Mode Secondary PCI Mode.
* ide0: BM-DMA at 0xef80-0xef87, BIOS settings: hda:DMA, hdb:DMA
* ide1: BM-DMA at 0xef88-0xef8f, BIOS settings: hdc:pio, hdd:DMA
* PDC20246: IDE controller on PCI bus 00 dev 98
* PDC20246: not 100% native mode: will probe irqs later
* PDC20246: ROM enabled at 0xfebc0000
* PDC20246: (U)DMA Burst Bit ENABLED Primary PCI Mode Secondary PCI Mode.
* ide2: BM-DMA at 0xef40-0xef47, BIOS settings: hde:DMA, hdf:pio
* ide3: BM-DMA at 0xef48-0xef4f, BIOS settings: hdg:DMA, hdh:DMA
* PDC20246: IDE controller on PCI bus 00 dev 90
* PDC20246: not 100% native mode: will probe irqs later
* PDC20246: ROM enabled at 0xfebb0000
* PDC20246: (U)DMA Burst Bit DISABLED Primary PCI Mode Secondary PCI Mode.
* ide4: BM-DMA at 0xef00-0xef07, BIOS settings: hdi:DMA, hdj:pio
* ide5: BM-DMA at 0xef08-0xef0f, BIOS settings: hdk:DMA, hdl:DMA
* PIIX3: IDE controller on PCI bus 00 dev 39
* PIIX3: device not capable of full native PCI mode
*
*/
Six HWIF's is the magic number or 12 devices.
It can be clearly seen that we could do 8/16, but......
You need to reqest a pair of majors and approval from Linus if you want
Eight or more HWIF's.
Three Ultra33's with function with a limit.
The Ultra66 is working now but test limits are to ATA-33.
No ATA-66 drives in hand.
Apr 19 00:34:15 Orion kernel:
Uniform Multi-Platform E-IDE driver Revision: 6.19
PDC20262: IDE controller on PCI bus 00 dev a0
PDC20262: not 100ative mode: will probe irqs later
PDC20262: ROM enabled at 0xfebb0000
PDC20262: (U)DMA Burst Bit ENABLED Primary PCI Mode Secondary PCI Mode.
ide0: BM-DMA at 0xef00-0xef07, BIOS settings: hda:pio, hdb:pio
ide1: BM-DMA at 0xef08-0xef0f, BIOS settings: hdc:pio, hdd:pio
Apr 19 00:34:15 Orion kernel:
ide0 at 0xeff0-0xeff7,0xefe6 on irq 19
ide1 at 0xefa8-0xefaf,0xefe2 on irq 19
PCI devices found:
Bus 0, device 20, function 0:
Unknown mass storage controller: Promise Technology IDE UltraDMA/66 (rev 1).
Medium devsel. IRQ 19. Master Capable. Latency=64.
I/O at 0xeff0 [0xeff1].
I/O at 0xefe4 [0xefe5].
I/O at 0xefa8 [0xefa9].
I/O at 0xefe0 [0xefe1].
I/O at 0xef00 [0xef01].
Non-prefetchable 32 bit memory at 0xfebc0000 [0xfebc0000].
Bus 0, device 19, function 0:
lspci -bvxs 00:14.0
00:14.0 Unknown mass storage controller: Promise Technology, Inc. 20262 (rev 01)
Flags: bus master, medium devsel, latency 64, IRQ 10
I/O ports at eff0
I/O ports at efe4
I/O ports at efa8
I/O ports at efe0
I/O ports at ef00
Memory at febc0000 (32-bit, non-prefetchable)
Expansion ROM at febb0000
00: 5a 10 38 4d 07 00 00 02 01 00 80 01 00 40 00 00
10: f1 ef 00 00 e5 ef 00 00 a9 ef 00 00 e1 ef 00 00
20: 01 ef 00 00 00 00 bc fe 00 00 00 00 5a 10 33 4d
30: 01 00 bb fe 00 00 00 00 00 00 00 00 0a 01 00 00
Andre Hedrick
The Linux IDE guy
http://www.dyer.vanderbilt.edu/server/udma/2.2.5.uniform-ide-6.19.patch.gz
APC UPS Daemon Support Center.
http://www.brisse.dk/site/apcupsd/
GPLed source on April 7, 1999
-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.rutgers.edu
Please read the FAQ at http://www.tux.org/lkml/