PowerPC-601 (aka the very first PowerPC) already had such a 8x32bit
bus between the cache and the CPU. It was done this way because the cache
was shared between instruction and data, so by reading 8 insts at a time,
the cache was more often available for data accesses.
Stefan
-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.rutgers.edu
Please read the FAQ at http://www.tux.org/lkml/