The best info I know of is to get an analyser that plugs into the
processor socket (like an american arium) and enable branch trace
messaging to monitor the interaction between the processor and the cache
controllers. You get info that's not in any Intel book just watching
the thing run. Nasty complicated stuff. They explain some of it in the
cache controller architecture manuals -- these are public.
:-)
Jeff
Jamie Lokier wrote:
>
> > I won't use a Linus example in the future since this seems to turn off
> > some folks reason centers and they go into "attack mode".
>
> Thanks Jeff, I heard that.
>
> I got a lot of useful info from that 3 week long thread, but it's still
> a bit confusing. A decent document from Intel or their competitors
> would still be good...
>
> -- Jamie
-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.kernel.org
Please read the FAQ at http://www.tux.org/lkml/
This archive was generated by hypermail 2b29 : Fri Sep 15 2000 - 21:00:15 EST