L1_CACHE_SHIFT value for P4 ?

From: Margit Schubert-While (margit@margit.com)
Date: Thu Nov 21 2002 - 07:13:12 EST

Next message: Dmitry Kudryavtsev: "PROBLEM: Sound VIA VT8233 on K7VTA3 motherboard"
Previous message: Jamie Lokier: "Re: [patch] threading enhancements, tid-2.5.47-C0"
Next in thread: Andi Kleen: "Re: L1_CACHE_SHIFT value for P4 ?"
Maybe reply: Andi Kleen: "Re: L1_CACHE_SHIFT value for P4 ?"
Maybe reply: Margit Schubert-While: "L1_CACHE_SHIFT value for P4 ?"
Maybe reply: Margit Schubert-While: "L1_CACHE_SHIFT value for P4 ?"
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

What should be the value of L1_CACHE_SHIFT for a P4 ?
L1_CACHE_BYTES is set to 1<<L1_CACHE_SHIFT

In the .config , I notice that L1_CACHE_SHIFT is being set to 7 for the P4.
Surely that can't be right or ?

-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/

Next message: Dmitry Kudryavtsev: "PROBLEM: Sound VIA VT8233 on K7VTA3 motherboard"
Previous message: Jamie Lokier: "Re: [patch] threading enhancements, tid-2.5.47-C0"
Next in thread: Andi Kleen: "Re: L1_CACHE_SHIFT value for P4 ?"
Maybe reply: Andi Kleen: "Re: L1_CACHE_SHIFT value for P4 ?"
Maybe reply: Margit Schubert-While: "L1_CACHE_SHIFT value for P4 ?"
Maybe reply: Margit Schubert-While: "L1_CACHE_SHIFT value for P4 ?"
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

This archive was generated by hypermail 2b29 : Sat Nov 23 2002 - 22:00:36 EST