Re: [PATCHv8 00/11] Linear Address Masking enabling
From: Jason Gunthorpe
Date: Fri Sep 23 2022 - 07:46:15 EST
On Fri, Sep 23, 2022 at 12:38:26PM +0300, Kirill A. Shutemov wrote:
> > So I would assume an untagged pointer should just be fine for the IOMMU
> > to walk. IOMMU currently wants canonical addresses for VA.
>
> Right. But it means that LAM compatibility can be block on two layers:
> IOMMU and device. IOMMU is not the only HW entity that has to be aware of
> tagged pointers.
Why does a device need to care about this? What do you imagine a
device doing with it?
The userspace should program the device with the tagged address, the
device should present the tagged address on the bus, the IOMMU should
translate the tagged address the same as the CPU by ignoring the upper
bits.
Jason