Re: [PATCH v3 5/8] RISC-V: Replace RISCV_MISALIGNED with RISCV_SCALAR_MISALIGNED

From: Conor Dooley
Date: Wed Jun 26 2024 - 10:42:19 EST

Next message: Devi Priya: "Re: [PATCH V4 5/7] clk: qcom: Add NSS clock Controller driver for IPQ9574"
Previous message: Conor Dooley: "Re: [PATCH v3 4/8] RISC-V: Check Zicclsm to set unaligned access speed"
In reply to: Jesse Taube: "[PATCH v3 5/8] RISC-V: Replace RISCV_MISALIGNED with RISCV_SCALAR_MISALIGNED"
Next in thread: Jesse Taube: "[PATCH v3 6/8] RISC-V: Detect unaligned vector accesses supported"
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

On Mon, Jun 24, 2024 at 08:49:58PM -0400, Jesse Taube wrote:
> Replace RISCV_MISALIGNED with RISCV_SCALAR_MISALIGNED to allow
> for the addition of RISCV_VECTOR_MISALIGNED in a later patch.
>
> Signed-off-by: Jesse Taube <jesse@xxxxxxxxxxxx>

Reviewed-by: Conor Dooley <conor.dooley@xxxxxxxxxxxxx>

Attachment: signature.asc
Description: PGP signature

Next message: Devi Priya: "Re: [PATCH V4 5/7] clk: qcom: Add NSS clock Controller driver for IPQ9574"
Previous message: Conor Dooley: "Re: [PATCH v3 4/8] RISC-V: Check Zicclsm to set unaligned access speed"
In reply to: Jesse Taube: "[PATCH v3 5/8] RISC-V: Replace RISCV_MISALIGNED with RISCV_SCALAR_MISALIGNED"
Next in thread: Jesse Taube: "[PATCH v3 6/8] RISC-V: Detect unaligned vector accesses supported"
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]