Re: [PATCH] EDAC/altera: Handle OCRAM ECC enable after warm reset

[Borislav Petkov]

On Mon, Nov 03, 2025 at 10:09:20PM +0800, niravkumarlaxmidas.rabara@xxxxxxxxxx wrote:
> From: Niravkumar L Rabara <niravkumarlaxmidas.rabara@xxxxxxxxxx>
> 
> The OCRAM ECC is always enabled either by the BootROM or by the Secure
> Device Manager (SDM) during a power-on reset on SoCFPGA.
> 
> However, during a warm reset, the OCRAM content is retained to preserve
> data, while the control and status registers are reset to their default
> values. As a result, ECC must be explicitly re-enabled after a warm reset.
> 
> Signed-off-by: Niravkumar L Rabara <niravkumarlaxmidas.rabara@xxxxxxxxxx>
> ---
>  drivers/edac/altera_edac.c | 18 +++++++++++++++---
>  1 file changed, 15 insertions(+), 3 deletions(-)

Does this need to go stable?

Fixes: tag?

-- 
Regards/Gruss,
    Boris.

https://people.kernel.org/tglx/notes-about-netiquette